drain efficiency

Drain (or Collector) efficiency is the ratio of output RF power to input DC power, both measured at the chip level (de-embedding bond wire or other terminal DC resistance).
Generally drain efficiency is slightly better than overall efficiency, and is used to characterize the transistor at chip/die level.