微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > Question about Power Added Efficiency for Class E power amplifier

Question about Power Added Efficiency for Class E power amplifier

时间:04-07 整理:3721RD 点击:
We all know that power added efficiency is defined as:

PAE=(Pout-Pin)/Pdc

Does Pdc here only means Power supply Power? What if the biasing terminal in the circuit also consumes some power? Is this included in the Pdc as well?

The Pdc here should include all the power supplies if there are separated digital power supply and analog power supply, right?

Thanks a lot!

Usually I include this.

Usually I exclude dc_power for DVdd.
I include dc_power for only AVdd.

Theoretically you don't have to include the digital power supply, but if you are a System Design Engineer you have to include.
This mostly to see how the PA efficiency affect the entire system.
To check the efficiency of the PA sometimes is enough just finding the DC to RF efficiency. PAeff = PA_RFout / Pdc

So the Pdc in the equation includes power consumption of the biasing terminal in the circuit, right? I just found that the biasing power consumption is almost the same as the input power, which is about 2 mW.

Yes, the bias power could be comparable to input power.
Bias power consumption is part of Pdc, but usually is much lower than collector/drain DC power, which is the main contributor for Pdc.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top