Modeling DLL(Delay locked loop) in Simulink

Hi everyone,

For my master's thesis i need to do system level modeling of DLL in simulink to calculate jitter. Later on design has to be done in cadence.
I could not find any reference to implement DLL in simulink. I am stuck with modeling of VCDL(voltage control delay line). Please guide me.

thanks a lot!