微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > PA loadpull impedance location

PA loadpull impedance location

时间:04-04 整理:3721RD 点击:
In my PA design, Vdd=8V, Pout=30dBm=1W. The R=Vdd^2/(2*R)=36 ohm, which is at the blue node in the Smithchart cycle.

I see a lot of PA design toturial, why the optimized impedance of the load-pull simulation is always at the left upper cycle ( the dot red cycle) region? Thanks.

Usually the output impedance of a PA is low (or very low) depending by the output power and on how close the last stage is near compression. So the impedance point is placed on the left side of the Smith chart.
The output impedance point is placed on the upper side of the chart (inductive) or on the lower side (capacitive) depending by many factors, including transistor type (BJT, MOSFET, etc) and PA characteristic and topology (single ended, push-pull, parallel, etc).

-First, The place of 36 Ohm isn't correct, it must be on the Real Axis-Left Hand Side..( I presume the Characteristic Impedance is 50 Ohm )
-Second, Load Pull Impedance has three options.
>For Max. Gain
>For Max. Efficiency
>For Max Output Power

You have to find a compromise or an optimum point between these three points.I mean, the Impedance Matching Circuit has to satisfy one or more specifications depending on what you mostly interested in.
Third, Load Line Value is approximated one and it's been greatly linearized so Load Pull Data may quite differ than this..

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top