2D simulating On-chip differential trace
时间:04-01
整理:3721RD
点击:
Hi, friends:
I am simulating a on-chip coplanar edge coupled stripline. There is no reference plane underneath the trace.
2D quasistatic EM simulator is used for simulation. I am wondering how to assign the ideal ground as reference plane?
More, I am wondering that what is going to happen is real chip. There is no ideal ground at all!
I am simulating a on-chip coplanar edge coupled stripline. There is no reference plane underneath the trace.
2D quasistatic EM simulator is used for simulation. I am wondering how to assign the ideal ground as reference plane?
More, I am wondering that what is going to happen is real chip. There is no ideal ground at all!
I am also interested.
What is going to happen if I set background (boudnary) to be ideal ground? Is that correct?
I found it is good to have different setting for impedance problem and admitance problems.
simulating chip differential 相关文章:
- Simulating Rectifier efficiency using ADS
- Simulating Imported Sonnet Model Files and GDSII in Virtuoso/Custom Compiler
- Tips on simulating microstrip filter with irregular dimensions in HFSS
- Simulating contact resistance with CST (or similars)
- HFSS simulating an LC circuits, and understanding ports
- Simulating non-50 ohm port in HFSS and normalization to 50ohm
