微波EDA网,见证研发工程师的成长! 2025濠电姴鐥夐弶搴撳亾濡や焦鍙忛柣鎴f绾惧潡鏌熸潏鍓х暠缂佺媭鍨堕弻銊╂偆閸屾稑顏�04闂傚倸鍊搁崐椋庣矆娓氣偓楠炴牠顢曢敂钘変罕闂佺粯鍔曢幖顐ょ不椤栫偞鐓ラ柣鏇炲€圭€氾拷28闂傚倸鍊搁崐椋庣矆娓氣偓楠炴牠顢曢敃鈧粣妤佺箾閹存瑥鐏╃紒鐙€鍨堕弻銊╂偆閸屾稑顏� 闂傚倸鍊搁崐椋庣矆娓氣偓楠炴牠顢曢妶鍌氫壕婵ḿ鍘у▍宥団偓瑙勬磻閸楁娊鐛崶顒夋晢濠电姴鎳夐崑鎾诲锤濡や胶鍙嗛梺缁樻礀閸婂湱鈧熬鎷�婵犵數濮烽弫鎼佸磻閻愬搫鍨傞柛顐f礀缁犱即鏌熺紒銏犳灈缁炬儳顭烽弻銊╂偆閸屾稑顏�
首页 > 研发问答 > 微波和射频技术 > 电磁仿真讨论 > Balun simulation for CC2540 BLE chip

Balun simulation for CC2540 BLE chip

时间:03-25 整理:3721RD 点击:
Dear All,
I wanna simulate the S parameters of the balun in ADS for CC2540 chip which has differential RF output.
Datasheet of CC2540 says that the optimized load impedance(Differential impedance as seen from the RF port (RF_P and RF_N) toward the antenna) of CC2540 is 70+j*30.

So I have made the port of the chip as 70+j*30 and trying to simulate the Balun as per the recommended components given by the manufacturer in the datasheet of CC2540.

闂傚倸鍊搁崐椋庣矆娓氣偓楠炲鍨鹃幇浣圭稁缂傚倷鐒﹁摫闁告瑥绻橀弻鐔碱敍閿濆洣姹楅悷婊呭鐢帡鎮欐繝鍥ㄧ厪濠电倯鈧崑鎾绘煛鐎n偆澧垫慨濠呮閹瑰嫰濡搁妷锔惧綒闂備胶鎳撻崵鏍箯閿燂拷...



My ADS model looks like this:

闂傚倸鍊搁崐椋庣矆娓氣偓楠炲鍨鹃幇浣圭稁缂傚倷鐒﹁摫闁告瑥绻橀弻鐔碱敍閿濆洣姹楅悷婊呭鐢帡鎮欐繝鍥ㄧ厪濠电倯鈧崑鎾绘煛鐎n偆澧垫慨濠呮閹瑰嫰濡搁妷锔惧綒闂備胶鎳撻崵鏍箯閿燂拷...

.

But the problem is that I am not getting 50 ohm at the output.

闂傚倸鍊搁崐椋庣矆娓氣偓楠炲鍨鹃幇浣圭稁缂傚倷鐒﹁摫闁告瑥绻橀弻鐔碱敍閿濆洣姹楅悷婊呭鐢帡鎮欐繝鍥ㄧ厪濠电倯鈧崑鎾绘煛鐎n偆澧垫慨濠呮閹瑰嫰濡搁妷锔惧綒闂備胶鎳撻崵鏍箯閿燂拷...



Can anyone suggest what's the problem.

Thanks

A sufficient reason to get different results is ignorance of parasitic circuit impedances, particular trace and component series inductance.

I think there are two possible approaches:
- use the suggested discrete balun as is, copying the layout precisely
- make your own optimized design in combination of circuit analysis (including parasitic parameters), measurement of actual circuit impedances and empirical component variation (load pulling).

A specific issue is that differential impedance matching and maximum power output doesn't automatically imply symmetrical load. The latter is a goal on it's own and responsible for suppression of even harmonics.

Hey, Thanks for your reply.
The datasheet is not giving any recommended layout for the balun so I was assuming that may be the secondary effect.
Do you think that putting manufacturers' s2p files for each component may help?

Also do you think that parasitic PCB effects can vary the impedance this much?
Thanks

TI has published evaluation board design with layout data.

Layout and component parasitics definitely affect the impedances. It's already the case for sub-GHz transceivers and even more for 2.4 GHz designs.

上一篇:regarding UWB antenna
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top