微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 电磁仿真讨论 > How to minimize the losses caused by circuits with CMOS grade silicon?

How to minimize the losses caused by circuits with CMOS grade silicon?

时间:03-24 整理:3721RD 点击:
normally for RF/microwave uses CMOS grade silicon is used instead of hgh esistivity substrate, but then how to minimize the losses associated with circuits ?
上一篇:solt calibration procedure
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top