微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > 我安装了ic610,画版图有问题

我安装了ic610,画版图有问题

时间:10-02 整理:3721RD 点击:
好不容易安装好了ic610,画原理图也没有问题,但是画版图的时候又出问题了,下面是我的报错,,有没有人知道该怎么解决。
An error occured while initializing the libInit.il file.
The library, tsmc18rf, specified in this file, could
not be found. If you have:
omoved/copied the library to a new name.
oedited this file and made a typographical error.
ocopied this file from another library.
you must edit the libInit.il file and correct the
library name.
Loading oasis.cxt
ERROR (ADE-5066): Tool 'hspiceS' has not been registered.
ERROR (ADE-5067): Unable to initialize tool 'hspiceS'; either tool class is not
defined or tool is not registered.
*Error* The default SKILL generic function has not been defined for the function "asiSetNetlistOption". Ensure that this function is called with the correct argument(s) (tool name value).
Loading lo.cxt
Loading see.cxt
Loading treeAssistant.cxt
Loading oi.cxt
Loading techComp.cxt
*WARNING* Pcell evaluation for tsmc18rf_OA/nmos2v/layout has the following error(s):
*WARNING* ("eval" 3 t nil ("*Error* eval: undefined function" snapToGrid))
*WARNING* Error kept in "errorDesc" property of the label "pcellEvalFailed" on layer/purpose "marker/error" in the submaster.
*WARNING* Pcell evaluation for tsmc18rf_OA/pmos2v/layout has the following error(s):
*WARNING* ("eval" 4 t nil ("*Error* eval: undefined function" snapToGrid))
*WARNING* Error kept in "errorDesc" property of the label "pcellEvalFailed" on layer/purpose "marker/error" in the submaster.

Library Manager deleting cellview "inv/sche/layout".
Loading layers.cxt
Deleted cellview 'inv/sche/layout'.

(virtuoso) Syncing library list with the Library Manager.
Loading lx.cxt
Loading schematic.cxt
Loading ci.cxt
Loading cph.cxt
VXL timing: Enable extractor time = 0.00 seconds
INFO (BND-1002): Binder initialization report:
Schematic instances with corresponding layout instances:0
Layout instances with corresponding schematic instances:0
Layout instances with no corresponding schematic instance: 0
Instances present in schematic but missing from layout:2
VXL timing: Initialization time = 0.01 seconds
Loading vfp.cxt
Loading vcpfe.cxt
Building the layout generation form takes a moment...
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'D'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'G'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M0' because the instance master 'tsmc18rf_OA/nmos2v/layout' does not have a corresponding terminal 'S'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'D'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'G'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M1' because the instance master 'tsmc18rf_OA/pmos2v/layout' does not have a corresponding terminal 'S'.
*WARNING* (LX-2006): There were errors or warnings during layout generation.
INFO (LX-1030): Run Connectivity - Check - Against Source for more details.
VXL timing: Layout generation time = 1.03 seconds
VXL timing: Enable extractor time = 0.00 seconds
INFO (LX-1024): Instance parameters match.
INFO (LX-1032): There are differences between the layout and the schematic.
Check messages above for details.

没有帮我解决一下吗?

tsmc18rf没有,你要添加一个PDK库吧?

是不是我将CDB的工艺库转换成OA格式以后必须将OA格式的库重命名为tsmc18rf?

我也碰到了一部分问题,复制log如下:

//

Initializing from libInit.il for library tsmc18rf...

--tsmc18rf_updateCDFs.ile

--tsmc18rf.cxt

Loading Working place Display File '/home/lugy/TSMC018RF/design/Untitled/display.drf'

Loading oasis.cxt

ERROR (ADE-5066): Tool 'hspiceS' has not been registered.

ERROR (ADE-5067): Unable to initialize tool 'hspiceS'; either tool class is not

defined or tool is not registered.

*Error* The default SKILL generic function has not been defined for the function "asiSetNetlistOption". Ensure that this function is called with the correct argument(s) (tool name value).


Loading schematic.cxt

Loading oi.cxt

Loading see.cxt

Loading treeAssistant.cxt

Loading asst.cxt

Loading mtv.cxt


*******************************************************

不知道是什么情况,强迫症伤不起。

请问这个问题解决了吗?怎么解决的?

你好,这个问题解决了吗?怎么解决的?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top