微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > PLL settling time

PLL settling time

时间:10-02 整理:3721RD 点击:
pll settling time
Hi, everyone :
I designed a pll , to get jitter lower than 2ns , it need several hundreds us.
But I read the papers on pll , it is said that their "lock time " is several us .
So my question is , wheather "locking time" is equal to " settling time" ?


settling time bandwith
These times are mainly determined by the loop-bandwidth of your PLL.
Large loop-bandwidth: small settling time but large in-band noise
Small loop-bandwidth: large settling time but good in-band noise
If the loop-bandwidth is about 200KHz, the settling time is about 10us.
the loop bandwidth is too small

thxxxxxxxxxxxxxxx

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top