微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > PLL极点

PLL极点

时间:10-02 整理:3721RD 点击:
麻烦问下PLL环路滤波器中的极点和零点主要有什么作用?

确定环路的稳定性,看看信号与系统的书吧,书上讲得很明白

closed-loop stability issue, phase error, application-specified considerations, ... so on and so forth ...

PLL是离散系统,其pole zero跟普通的连续系统有一定区别

PLL is a discrete system
but when fref>=10*loop-bandwidth
It can be approximated as a continuous time system
All the stability criteriaused in continuous-time can be applied

But if you design a system fref~ 2 or 3 *loop-bandwidth , you should use discrete-time system analysis method

the saying "pll is discrete time system" is not quite accurate.only when a digital PD is used, it is a discrete time system.

typeII PLL原点有2极点而不振荡,所以这样看来还是跟连续系统有区别。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top