微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC验证交流 > VCS仿真出现错误~~~~~求助大神帮忙看看~~~·

VCS仿真出现错误~~~~~求助大神帮忙看看~~~·

时间:10-02 整理:3721RD 点击:

跑仿真出现如下错误,用的centos 7. vcs201306

An unexpected termination has occurred in /home/wangyp/sk9032/iit1/bin/simvDuring TF Misc function call Function="$set_source_dir" Command line: /home/wangyp/sk9032/iit1/bin/simv -cm line+fsm+cond |tee /home/wangyp/sk9032/iit1/log/tc001.log
--- Stack trace follows:
#00x0000003408c0b5bc in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#10x00007f161ec0b26e in SNPSle_108e0bd44901fe542e292606fa1ae91ca3cd036ffc7b66b67eb68470c8c8dc1fc9d9f22ed54700c6c50b6ca0c3a58991d261ff0501830e10 () from /usr/eda/synopsys/vcs2013/amd64/lib/libvcsnew.so
#20x0000003408c079d1 in start_thread () from /lib64/libpthread.so.0
#30x00000034088e8b6d in clone () from /lib64/libc.so.6
#00x00000034088ac8fd in waitpid () from /lib64/libc.so.6
#10x000000340883e909 in do_system () from /lib64/libc.so.6
#20x000000340883ec40 in system () from /lib64/libc.so.6
#30x00007f1620c10bb4 in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313e639d2928478c79b3f673f99203bcf8be646006121000822323a7337474f31850 () from /usr/eda/synopsys/vcs2013/amd64/lib/liberrorinf.so
#40x00007f1620c1217d in SNPSle_10ee25eff68cd8461c9146fa1d0b35e87067f3c8015b313efba706aab251478fa49e66610e453774633a6c152e7ef778f2202cda681f3d4e () from /usr/eda/synopsys/vcs2013/amd64/lib/liberrorinf.so
#50x00007f1620c0af26 in SNPSle_d35ca1ff70d465c24c71e1f0ad6ba632 () from
/usr/eda/synopsys/vcs2013/amd64/lib/liberrorinf.so
....
...
#24 0x00007f161eefe950 in SNPSle_85eeb05ebf66d014 () from /usr/eda/synopsys/vcs2013/amd64/lib/libvcsnew.so
#25 0x00007f161ef290c0 in SNPSle_6356bcd0e6271283c8e2bcef36528d43 () from /usr/eda/synopsys/vcs2013/amd64/lib/libvcsnew.so
#26 0x00000000007c6961 in N_VCSgd_th_sk9032_top_7i1Cu_1 () [th_sk9032_top# /home/wangyp/sk9032/iit1/testbench/th_sk9032_top.v:138]
#27 0x0000000000000000 in ? ()
Completed context dump phase data location*
at /home/wangyp/sk9032/iit1/testbench/th_sk9032_top.v, 138

An unexpected termination has occurred in /home/wangyp/sk9032/iit1/bin/simvDuring TF Misc function call Function="$set_source_dir

请问大神,能说清楚一点吗?

有大神知道吗?是啥原因呢?

你把上次编译的数据库全部删除,再编译试试

同样的指令,在重新试过之后,才可以跑通。但是,基本上跑一次都是20+小时的时间,中途出这个错误就停掉了。这样太伤了
现在,就是不知道这种错误是怎样出现的。怎么弄 能才能不出现这个

我尝试 换VCS版本 2012 2014都试过,换操作系统 32和64的 redhat和centos 还是出现这个问题。

该问题我也遇见过,但都是使用UVM时出现的,估计是UVM代码存在bug。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top