formality的问题
时间：10-02
整理：3721RD
点击：
Warning: Comparison with unknown, don't care or tristate will always be false, may cause simulation and synthesis mismatch
Error: RTL interpretation messages were produced during link.
Verification results may disagree with a logic simulator. (FM-089)
Error: Failed to set top design to 'r:/WORK/can_core' (FM-156)
0
所以得底层模块都可以matche，而最后到了顶层模块竟出现这个问题，看错误说明是因为代码风格的问题，可以底层的模块都没问题，顶层模块只是调用这些模块，为什么会出现这个问题。
Error: RTL interpretation messages were produced during link.
Verification results may disagree with a logic simulator. (FM-089)
Error: Failed to set top design to 'r:/WORK/can_core' (FM-156)
0
所以得底层模块都可以matche，而最后到了顶层模块竟出现这个问题，看错误说明是因为代码风格的问题，可以底层的模块都没问题，顶层模块只是调用这些模块，为什么会出现这个问题。
warming我知道是因为三态门原因，这个应该不是error的原因吧
好复杂呀