微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > how to synthsize design to ram/rom by DC ?

how to synthsize design to ram/rom by DC ?

时间:10-02 整理:3721RD 点击:
You should have a ram db library at first ?
and then how to do it .
thanks in advance !

normally RAM/ROM are compiled using memory compiler, then they are instantiated in the RTL.

thanks to brianliu !

could you pls say it clearly or give a sample example ?
and i will very appreciate to you.

一般是另外生成的

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top