微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 硬件电路设计 > 硬件电路设计讨论 > ? pullup time and pulldown time

? pullup time and pulldown time

时间:10-02 整理:3721RD 点击:
hi,everyone
how to make ur pullup time and pulldown time equal in ur gate, for example, a 4-input NAND gate.
if the efficient resistance of a NMOS in the pulldown network is Rn, the total resistance is 4Rn.
but what's the total resistance or average total resistance of the pullup network, if one PMOS efficient resistance is Rp.
probability is used here?
thanks
sevid

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top