Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization

时间：03-14 整理：3721RD 点击：

Fine-GrAIned Sleep Transistor Sizing Algorithm for
Leakage Power Minimizationhttp://cad63.cs.nthu.edu.tw/publ ... ieh%20Chang&cache=cache&media=fine-grained_sleep_transistor_sizing_algorithm_for_leakage_power_minimization.pdf

The link is dead

上一篇：PrimeTime和Formality的文档
下一篇：最后一页

Sleep Transistor Fine Grained Sizing 相关文章：

Technique to Minimize Sleep Mode Power Consumption
Distributed Sleep Transistor Network for Power Reduction
Sleep Transistor Sizing in Power Gating Designs
画transistor level的电路图用什么软件？