Technique to Minimize Sleep Mode Power Consumption
时间：03-14
整理：3721RD
点击：
http://www.idosi.org/wasj/wasj4(5)/2.pdf
A Novel Circuit Design Technique to Minimize Sleep Mode Power Consumption due to
Leakage Power in the Sub-100nm Wide Gates in CMOS Technology
A Novel Circuit Design Technique to Minimize Sleep Mode Power Consumption due to
Leakage Power in the Sub-100nm Wide Gates in CMOS Technology
fgdddddf