Sleep Transistor Sizing in Power Gating Designs

时间：03-14 整理：3721RD 点击：

Sleep Transistor Sizing in Power Gating Designs
download link
http://cad63.cs.nthu.edu.tw/publications/lib/exe/fetch.php?id=shih-chieh_chang&cache=cache&media=sleep_transistor_sizing_in_power_gating_designs.pdf

謝謝分享！

上一篇：Distributed Sleep Transistor Network for Power Reduction
下一篇：最后一页

Sizing Transistor Sleep Designs Gating 相关文章：

画transistor level的电路图用什么软件？
Distributed Sleep Transistor Network for Power Reduction
Technique to Minimize Sleep Mode Power Consumption
Power Gating with Multiple Sleep Modes (ieee)
Microarchitectural Techniques for Power Gating of Execution Units (ieee)