Silicon+package+board co-design
时间：10-02
整理：3721RD
点击：
我想做 Silicon+package+board co-design,
怎麼用Cadence APSI來仿真 SSN , voltage ripple ?
我想做 Silicon+package+board co-design,
怎麼用Cadence APSI來仿真 SSN , voltage ripple ?