微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > PCB设计学习讨论 > cadence HDL 16.5 总是打包不成功,提示阻容有问题,详细见内!

cadence HDL 16.5 总是打包不成功,提示阻容有问题,详细见内!

时间:10-02 整理:3721RD 点击:

ConceptHDL - Constraint Manager Synchronization Log
====================================================
----------------------------
Running audit on all the signal models present in design.
----------------------------
Error:                Signal Model "10uF" on instance"@stepper_lib.stepper(sch_1):page1_i250"
Error:                Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch_1):page1_i290"
Error:                Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch__1):page1_i291"

Error:                Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch_1):page3_i111"
Error:                Signal Model "10uF" on instance"@stepper_lib.stepper(sch_1):page3_i112"
----------------------------
Audit revealed 168 instances in the design with missing model information.
----------------------------

111.png

请问小编问题解决了吗?

请问小编怎么解决的?遇到同样问题

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top