微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > how to plot iip3 vs gate biasing dc voltage for DS method in cadence

how to plot iip3 vs gate biasing dc voltage for DS method in cadence

时间:04-05 整理:3721RD 点击:
hi friends
i m designing mixer for that i m using DS method to improve iip3 point. in this method i need to see the change in iip3 with dc gate voltage of mosfet. i m using cadence vertuoso and analysis i m doing for iip3 are qpss and qpac
please reply

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top