微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > cadence mixer test bench

cadence mixer test bench

时间:04-05 整理:3721RD 点击:
hi
anybody can please explain me why this LO signal is given with this arrangement, what is the purpose of VCVS and at IF port also dc port is connected with 50 ohm value and again using VCVS. here is the figure of test bench

please any one explain arrangment of LO & IF Port

上一篇:2n5109 smd equivalent?
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top