[moved] Delay calculation of 2 input NAND gate by using hspice
时间：03-29
整理：3721RD
点击：
I have written code in following format. While simulating my code it was not showing any errors. But in my .lis file it showing tpHLnand and tpHLnand values are failed. and delay is also failed. what does it mean?. Can you please help me. Iam new to hspice. Thanks..
Code:
.tran 0.1p 100u .probe v(V1) v(nandout1) .meas tran tpHLnand trig V(V1)='0.5*supply' rise=1 +targ v(nandout1)='0.5*supply' fall=1 .meas tran tpLHnand trig V(V1)='0.5*supply' fall=1 +targ v(nandout1)='0.5*supply' rise=1 .meas tpdnand_noload param='(tpHLnand+tpLHnand)/2'
calculation Delay moved 相关文章：
- Problem in calculation inductance from Sp simulation - ADS
- HFSS Power Flow Calculations
- Calculation of radiated power density in CST
- CST canceling other result calculations
- Calculation of Input and Output impedance for impedance matching of a half wave recti
- Secondary coil resistance calculation from cylinder's thickness (ANSYS stranded WPT)