ncverilog problem

I want to run many of vector for a chip in the test bench.
every time I only change the vectors used . But the compile time is more.
which way can be to reduce the run time.?
tnx