微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > how to design a multi-phase pll?

how to design a multi-phase pll?

时间:10-02 整理:3721RD 点击:
Dear :
There are many high speed interfaces use multi-phase pll to
sample date to transfer serial stream.
do you know how to design multi-phase pll?
thanks.

bang ni ding

VCO has multi-phase

Can you describe more detail how to output multi-phase clock from VCO or
could you have any doc ?
thanks

you can tap-off divider chain to get multiphase.
details you have?

dear all:
I need to design a 8 phase clock.
Do anyone can give me any suggestion to start this design?
thanks

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top