微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC验证交流 > Trial Run INCISIVE SOCV Kit

Trial Run INCISIVE SOCV Kit

时间:10-02 整理:3721RD 点击:
开个贴,把Trial-Run过程中的各种问题发出来,有Trial-Run过的兄弟也请多多指教。

目前看到的 IUS SOCV里面的 Lab 主要有如下一些:
1 abv
2 cov
3 debug_analyzer
4 DriverTracing
5 HW_SW Co-Sim6 ince_labs
7 mdv
8 mixed-signals
9 simv_e_debug
10 spmn_adv_option
11 uvm_e

准备Trial-Run 其中的,
6ince_labs
4 DriverTracing
3 debug_analyzer
2 cov
7 mdv
这五个Lab。

用 Start_nav 看 目前 IVK 已经集成的那些 Lab Guide。

MDV Foundation Lab 一共有 4个:
1 Intro
2 Planning
3 Infrastructure
4 Management

1 : Intro Done.
2 : Planning Started.
Question :
1 why Verification Planning ?
2 planning for what ?

Verification Planning :
1 Design Functional Spec :
2 VIP compliance vplan or module-vplan(reuse)
3 Stimulus & Check
4 Coverage Metric
5 BrainStorming Review & Vplan Sign-off

VPlan 的主要Challenge:
1 PlanCompleteness
2 Vplan Reuse
3 DV Execuation Tracking。

UniCov:
Emulation , Formal Verification , Simulation have unified Coverage Coverage Database.

Vplan View:
1 Testcase Coverage : 每支Test Case 的 Coverage, 可以看到 Case对于Coverage的Contribution。
2 Assertion Coverage
3 Function Coverage
4 Code Coverage。

Design Feature 主要包括:
1 DUT Mode & Configuration Options
2 Traffic or protocol handling
3 protocol or device exception handling
4 internal device properties
5 arbitration for external resources
6 typical and critical use cases

Think of what to verify and how to verify.

EManager Flow 主要包括如下:
1 Build_process : as Compile+ Elaborating -> snapshot
2 Run_process : Run Simulation
3 Dispatch : LSF/Local Sim
4 Extract : Log Parser for Simulation Log.

1 Set UP basic TBA Environment
2 Improve Basic Regression Environment to MDV Regression .
3 Run Regression and debug rerun Failures.
4 Vplan Analysis.
5 Report Generation.

INCISIVE SOCV Kit 哪里入手?

内容这个是软件自带的吗?

great info

good info

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top