微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 弱问:关于VREF

弱问:关于VREF

时间:10-02 整理:3721RD 点击:
看Cyclone II的一个handbook,里面有这么一句
If a bank uses a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for the bank. If voltage reference I/O standards are not used in the bank, the VREF pins are available as user I/O pins.
问题是怎么判断一个bank有没有使用voltage-referenced I/O standard?

it depends on what kind of interface you choose to implement in this bank. For example, if you want to implement a DDR interface, you should use VREF as a reference voltage.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top