微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 硬件电路设计 > 硬件电路设计讨论 > DDR3 Interface Timing Analysis

DDR3 Interface Timing Analysis

时间:10-02 整理:3721RD 点击:
Can anyone povide me some document about how to do DDR3 SDRAM Read/write timing? I am using Cadence Allegro SI. Thanks a lot !

me too

i am confused by your description

去jedec 找份specification 看看吧
还有就是你的memory controller 的spec.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top