微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > PCB设计学习讨论 > allegro规则设置里常见缩写的含义

allegro规则设置里常见缩写的含义

时间:10-02 整理:3721RD 点击:
allegro规则设置里常见缩写词的含义

  Dsn Design整个设计

  DsnI Design Instance设计实例

  Lyr Layer层

  PrtD Part Definition

PrtI Part Instance

  GtI Gate Instance

  Bus Bus总线

  MGrp Matech Group

  DPr Differential Pair

  Xnet Extended Net

  Net Net网络

  PPr Pin Pair

  NCLs Net Class网络簇

  NCC Net Class-Class

  Rgn region

  RCls Region Class

  rcc Region Class-Class

  Rslt Result

  PCS Physical Constraint Set

  SCS Spacing Constraint Set

  SNSC Same Net Spacing Constraint

  ECS Electrical Constraint Set

  RBnd Ratsnest Bundle鼠线束

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top