

A Free But Efficient Low-Voltage Class-AB Two-Stage Operational Amplifier

Jaime Ramírez-Angulo, *Fellow, IEEE*, Ramón G. Carvajal, *Senior Member, IEEE*, Juan A. Galán, and Antonio López-Martín, *Member, IEEE*

Abstract—A simple and efficient low-voltage two-stage operational amplifier with Class-AB output stage is introduced. It has a large effective output current boosting factor (~ 50) and close to a factor 2 bandwidth enhancement. This is achieved at the expense of minimum increase in circuit complexity and no additional static power dissipation. Experimental verification of the characteristics of the proposed circuit is provided.

Index Terms—Analog integrated circuits, Class-AB amplifiers, low-voltage analog circuits, operational amplifiers.

I. INTRODUCTION

TWO-STAGE or Miller op-amps [Fig. 1(a)] are the natural choice for low-voltage applications with resistive loads that require rail-to-rail output swing. For high slew rate requirements, a Class-AB output stage is commonly used in order to maintain low static power dissipation and with capability to generate output currents that are essentially larger than the output stage quiescent current I_{OUT}^Q [1]–[6]. Most Class-AB output stages can be considered implementations of the basic scheme shown in Fig. 1(b) where a floating battery with value V_{bat} is connected between the gate terminals of the output transistors operating as common source amplifiers. This causes output voltage variations at node X to be transferred to node Y and leads to Class-AB operation. A very important practical aspect is the incorporation of a circuit to control I_{OUT}^Q . This circuit is used to adapt the value of V_{bat} so that the output current maintains the desired nominal value $I_{\text{OUT}}^Q = I_{D6Q} = I_{D7Q} = I_b$ that remains independent of supply voltage and temperature variations, and technology parameters. Another important aspect in modern CMOS technology is the low supply and low power requirements for the Class-AB output stage and for the I_{OUT}^Q control circuitry. This due to the fact that, in order to prevent gate oxide breakdown, supply voltages in modern deep submicrometer CMOS technology have essentially re-

duced values (~ 1.5 V) while transistor threshold voltages have remained relatively large (~ 0.4 V). This has led to decreased headroom for V_{GS} variations and for the number of transistors that can be stacked between the supply rails. The difference between V_{DD} and the minimum supply requirements of the output stage V_{DDmin} usually determines the maximum drain–source voltage of the output transistors V_{DSmax} and with this the maximum output current and slew rate enhancement factor $I_{\text{Omax}}/I_{\text{OUT}}^Q = (V_{\text{DSmax}}/V_{\text{DSQ}})^2$ (where V_{DSQ} is the quiescent drain–source voltage of $M_{6,7}$).

Some common Class-AB schemes require a value V_{DDmin} greater than two gate–source voltage (for example see [1]) and leave very small V_{DD} headroom for output current enhancement in modern CMOS technology with low supply voltage. Another important aspect for Class-AB circuits is that the additional current I_{Qcontrol} required by the quiescent current control circuitry adds to the static current consumption of the op-amp. This reduces the effective output current enhancement factor defined here by $\text{EOCEF} = I_{\text{Omax}}/(2I_b + I_{\text{Qcontrol}})$. This factor has a value $\text{EOCEF} = 0.5$ for a Class-A op-amp with $I_{\text{Omax}} = I_b$. Assume for example, a circuit in a low supply voltage environment with $V_{\text{DSmax}} = 3V_{\text{DSQ}}$ so that $I_{\text{Omax}} = 9I_{\text{OUT}}^Q$ and a circuit (like that of [1]) with $I_{\text{Qcontrol}} = 4I_b$. In this case, $\text{EOCEF} = 1.5$. In spite of the fact that the maximum output current is relatively large in relation to I_b this corresponds to a modest EOCEF value due to the additional current and Silicon area required by the quiescent current control circuitry. In this paper we report a two-stage op-amp with a very compact hardware implementation of a Class-AB output stage and with $I_{\text{Qcontrol}} = 0$. The proposed circuit has essentially the same static current requirements as the Class-A op-amp of Fig. 1(a) and the output stage has also the same minimum supply requirements: $V_{\text{DDmin}} = V_{\text{SD5}} + V_{\text{SD2}} + V_{\text{GS6}}$. This value is close to a transistor’s threshold voltage. An additional advantage of the proposed op-amp is that it shows enhanced phase margin and higher unity gain frequency than the conventional Class-A op-amp. Due to the fact that Class-AB operation and enhanced bandwidth is achieved with minimum additional hardware requirements and no additional static power dissipation or increased supply requirements (as opposed to other Class-AB op-amps currently in use) we denote the proposed architecture “free Class-AB op-amp.” Experimental results of a fabricated test chip in $0.5\text{-}\mu\text{m}$ CMOS technology are shown that verify the characteristics of the proposed structure.

II. PROPOSED CIRCUIT

Fig. 1(c) shows the proposed Class-AB op-amp. The only difference with respect to the conventional Class-A two-stage

Manuscript received August 13, 2005; revised December 12, 2005. This work was supported in part by the Spanish Ministry of Science and Technology under Project TIC2003-07307-C02. This paper was recommended by Associate Editor R. W. Newcomb.

J. Ramírez-Angulo is with the Klipsch School of Electrical and Computer Engineering, New Mexico State University, Las Cruces, NM 88003-8001 USA (e-mail: jramirez@nmsu.edu).

R. G. Carvajal is with the Department of Electronic Engineering, University of Seville, E-41092 Sevilla, Spain (e-mail: carvajal@gte.esi.us.es).

J. A. Galán is with the Departamento de Ingeniería Electrónica, Sistemas Informáticos y Automática, University of Huelva, E-21071 Huelva, Spain (e-mail: jgalan@diesia.uhu.es).

A. J. López-Martín is with the Department of Electrical and Electronic Engineering, Public University of Navarra, E-31006 Pamplona, Spain (e-mail: antonio.lopez@unavarra.es).

Digital Object Identifier 10.1109/TCSII.2006.875320




Fig. 1. (a) Conventional Class-A two-stage op-amp. (b) Conceptual scheme of two-stage op-amp with Class-AB output stage using floating battery. (c) Implementation of Class-AB output stage using large resistive element and capacitor. (d) Fully differential Class-AB op-amp.

op-amp of Fig. 1(a) is that the output stage includes a large resistive element implemented using a minimum size diode connected pMOS transistor M_{Rlarge} and a small valued capacitor C_{bat} . Under quiescent conditions and given that no dc current flows through M_{Rlarge} the voltage at the gate of $M7$ is the same as at the gate of $M5$ so that the quiescent current in $M5$ and $M7$ has the same value I_b . Transistor $M6$ is commonly sized with W/L dimensions twice as large as those of $M3$, $M4$ so that the quiescent current in $M6$ has also a value I_b . During dynamic operation, when the output of the op-amp is slewing, the voltage at node X is subject to a large change. Given that capacitor C_{bat} can not discharge/charge rapidly through M_{Rlarge} it acts as a floating battery and transfers the voltage variations at node X to node Y. This provides Class-AB (push-pull) operation to the output stage.

A. Remarks

- 1) The value of C_{bat} can be small. Its minimum value is determined by the parasitic capacitance C_y at node Y (mainly the gate-source capacitance of $M7$) which forms a voltage divider with C_{bat} . This divider leads to attenuated voltage variations at node Y according to $V_Y = V_X C_{bat} / (C_{bat} + C_Y)$. A value of $C_{bat} > 2C_Y$ allows to transfer voltage variations from node X to node Y with relatively small attenuation. C_{bat} can be implemented using the gate-source capacitance of an MOS transistor operating in triode mode or with poly I poly II capacitors if available.
- 2) Transistor M_{Rlarge} is intended to operate as a very large resistive element (R_{large}). It is implemented by using a min-

imum size diode connected pMOS transistor with source and substrate terminal interconnected. It can also be implemented using a transistor biased in subthreshold according to the biasing techniques described in [7]–[9]. It operates in cutoff so that its on resistance is extremely high and corresponds to the leakage resistance of the N-well-source PN junction (this assuming N-well technology). A similar approach was proposed in [13], for narrowband applications. If larger bands are required, the authors propose the use of big capacitors or resistive elements placed out of chip or implemented with transistors in triode. The implementation proposed in this paper leads to a very wide band implementation starting at very low frequencies (on the order of 1Hz or lower), without the need of external elements or significant silicon area. It also features an increase of the gain-bandwidth product that also was not mentioned in [13].

- 3) Straightforward small-signal analysis of the circuit of Fig. 1(c) (with the capacitor C_{bat} replaced by a short circuit and M_{Rlarge} by an open circuit) shows that both, the proposed Class-AB op-amp and the conventional Class-A op-amp have the same gain-bandwidth products $GB = g_{m1,2}/C_c$ while the high frequency output pole shifts from a value $\omega_{p2} = g_{m6}/C_L$ for the conventional op-amp [10] to a value $\omega'_{p2} = (g_{m6} + g_{m7})/C_L$ for the proposed op-amp. This is due to the fact that both output transistors ($M6$ and $M7$) are active in the Class-AB output stage. This leads to a pole ω'_{p2} approximately a factor 2 larger: $\omega'_{p2} \approx 2\omega_{p2}$. Since ω_{p2} limits the maximum unity





Fig. 2. Microphotograph of fabricated chip.

gain frequency the op-amp of Fig. 1(c) can be designed for a higher GB than that of Fig. 1(a). For equal GB values the op-amp of Fig. 1(c) has higher phase margin than that of Fig. 1(a). This is verified in the section on experimental results.


- 4) The output stage has low supply requirements since it can operate with a supply voltage close to a transistor's threshold voltage: $V_{DD\min} = V_{GS6} + V_{SDsat2} + V_{SDsat5}$.
- 5) Due to Class-AB operation the proposed op-amp has approximately symmetrical slew rate. This as opposed to the conventional class-A op-amp that has commonly nonsymmetrical slew rate: a large negative slew rate determined by the large negative output current that can be delivered by $M6$ and a positive slew rate with value $SR = I_b / (C_c + C_L)$ limited by the constant current I_b in $M7$. Class-A op-amps can have symmetrical slew rate in cases where slew rate of the internal node X limits the slew rate of the op-amp [10].
- 6) In some cases the slew rate of Class-AB op-amps might be limited by the maximum current that the first stage can deliver to C_c in the internal node X. In this case a low voltage Class-AB differential input stage as that reported in [11], [12] can be used in order to achieve high slew rate at both the internal node and the output node of the op-amp.
- 7) The circuit shown in Fig. 1(d) is a fully differential version of the circuit of Fig. 1(b). It features similar characteristics as the single ended version but, as it is expected from a fully differential circuit, it has higher power supply and common mode rejection ratios than the single ended version.

III. EXPERIMENTAL RESULTS

A test chip prototype including the circuits of Fig. 1(a) and (c) was fabricated in $0.5\text{-}\mu\text{m}$ CMOS (AMI-MOSIS) technology with nMOS and pMOS threshold voltages of about $V_{TN} = 0.67\text{ V}$ and $V_{TP} = -0.96\text{ V}$, respectively. The following transistor sizes (in micrometers) were used: $M1, M2 : 30/1, M5, M7 : 60/1, M3, M4 : 10/1, M6 : 20/1, M_{R\text{large}} : 2/1, C_{\text{bat}} = 3\text{ pF}, C_c = 1\text{ pF}, R_c = 10\text{ k}\Omega$. Fig. 2 shows the microphotograph of the fabricated chip. The area of the Class-AB op-amp is $195 \times 63\ \mu\text{m}^2$. The circuits



(a)



(b)

Fig. 3. Experimental pulse response input and output waveforms. (a) Conventional Class-A op-amp. (b) Free Class-AB op-amp of fabricated chip.

were tested with a single supply $V_{DD} = 2\text{ V}$ a bias current $I_b = 10\ \mu\text{A}$ and $C_L = 25\text{ pF}$. Fig. 3(a) and (b) shows the experimental input and output waveforms of the op-amps of Fig. 1(a) and (c), respectively, for a 250-kHz 1-V_{pp} input square waveform. The corresponding measured slew rates were 0.410 and $20\text{ V}/\mu\text{s}$. This corresponds to an effective slew rate enhancement factor of approximately 50. The large overshoot in the response of the Class-A op-amp is an indication of its reduced phase margin with respect to the Class-AB op-amp. Fig. 4(a) and (b) shows the measured ac open-loop response of the circuits of Fig. 1(a) and (c). The measured unity gain frequencies are 6 and 11 MHz , respectively. The lower unity gain frequency for the Class-A op-amp is due to the lower value of its output pole f_{p2} . Both op-amps can be seen to have the same $GB = 11\text{ MHz}$. The measured open-loop dc gain was 45 dB in both cases. Measured values were in excellent agreement with simulations (not shown for the sake of space).

IV. CONCLUSION

A very simple implementation of a Class-AB two-stage op-amp was introduced. It has essentially the same static power




Fig. 4. Experimental open-loop responses of Class-A and Class-AB op-amps.

dissipation and circuit complexity of the conventional Class-A op-amp. As opposed to most previously reported Class-AB two-stage op-amps the proposed circuit is characterized by a large effective output current enhancement factor. It also features enhanced bandwidth greater phase margin and low supply requirements. The characteristics of the proposed circuit have been verified experimentally.

ACKNOWLEDGMENT

The help of Mr. I. Padilla and M. Sawant in the generation of the layouts of the fabricated chips is gratefully acknowledged

REFERENCES

- [1] D. M. Monticelli, "A quad CMOS single-supply op-amp with rail-to-rail output swing," *IEEE J. Solid-State Circuits*, vol. SC-21, no. 6, pp. 1026–1034, Jun. 1986.
- [2] De Langen and H. J. Huising, "Compact low-voltage power-efficient operational amplifier cells for VLSI," *IEEE J. Solid-State Circuits*, vol. 33, no. 10, pp. 1482–1496, Oct. 1998.
- [3] F. You, S. H. K. Embabi, and E. Sanchez-Sinencio, "Low-voltage Class-AB buffers with quiescent current control," *IEEE J. Solid-State Circuits*, vol. 33, no. 6, pp. 915–920, May 1998.
- [4] A. Torralba, R. G. Carvajal, J. Martinez-Heredia, and J. Ramírez Angulo, "Class-AB output stage for low voltage CMOS op-amps with accurate quiescent current control," *Electron. Lett.*, vol. 36, no. 21, pp. 1753–1754, Oct. 2000.
- [5] J. Ramírez-Angulo, R. G. Carvajal, J. Tombs, and A. Torralba, "A simple technique for op-amp continuous-time 1 V supply operation," *Electron. Lett.*, vol. 35, no. 4, pp. 263–264, Feb. 18, 1999.
- [6] S. Rabbii and B. A. Wooley, *The Design of Low-Voltage, Low Power Sigma Delta Modulators*. Norwell, MA: Kluwer, 1999, ch. 6, p. 126.
- [7] R. R. Harrison and C. Charles, "A low power low noise CMOS amplifier for neural recording applications," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 958–965, Jun. 2003.
- [8] M. Bikumandla, J. Ramírez-Angulo, C. Urquidi, R. G. Carvajal, and A. J. Lopez-Martin, "Biasing CMOS amplifiers using MOS transistors in subthreshold region," *IEICE Electron. Expr.*, vol. 1, no. 12, pp. 339–345, Sep. 25, 2004.
- [9] J. Ramírez-Angulo, M. Sawant, R. G. Carvajal, and A. López-Martín, "Linearization of MOS resistors using capacitive gate voltage averaging," *Electron. Lett.*, vol. 49, no. 9, pp. 511–512, Apr. 28, 2005.
- [10] R. Gregorian, *Introduction to CMOS OP-AMPS*. Singapore: Wiley Interscience, 1999, ISBN: 0-471-31778-0.
- [11] A. J. López-Martín, S. Baswa, J. Ramirez-Angulo, and R. G. Carvajal, "Low-voltage super Class-AB CMOS OTA cells with very high slew rate and power efficiency," *IEEE J. Solid-State Circuits*, vol. 40, no. 5, pp. 1068–1077, May 2005.
- [12] J. Ramírez-Angulo, R. Gonzalez-Carvajal, A. Torralba, and C. Nieva, "A new Class-AB differential Input stage for implementation of low voltage high slew rate op-amps and linear transconductors," in *Proc. IEEE Int. Symp. Circuits Syst.*, Sydney, Australia, May 6–9, 2001, pp. I-671–I-674.
- [13] A. Baschiroto and G. Frattini, "AC-coupled driver with wide output dynamic range," U.S. Patent 6163176, Dec. 19, 2000.