cadence HDL 16.5 总是打包不成功，提示阻容有问题，详细见内！

时间：11-06 整理：3721RD 点击：

ConceptHDL - Constraint Manager Synchronization Log
====================================================

----------------------------
Running audit on all the signal models present in design.
----------------------------
Error:             Signal Model "10uF" on instance"@stepper_lib.stepper(sch_1):page1_i250"
Error:             Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch_1):page1_i290"
Error:             Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch__1):page1_i291"
。
Error:             Signal Model "C0.1uF" on instance"@stepper_lib.stepper(sch_1):page3_i111"
Error:             Signal Model "10uF" on instance"@stepper_lib.stepper(sch_1):page3_i112"
----------------------------
Audit revealed 168 instances in the design with missing model information.
----------------------------

因该是你用错元件库了！

信号模型存在问题

Cadence Allegro PCB设计 Orcad 相关文章：

Cadence Allegro 16.6软件(1970-01-01)
画线route时双击鼠标就加过孔了现在要改成大过孔怎么办(1970-01-01)
为什么打开约束管理器看不到建的总线呢(1970-01-01)
Cadence的元件库问题(1970-01-01)
请问有没有人用candence 绘成PCB后手工洗过板子？(1970-01-01)
cadence16.6中为什么不能创建总线呢？(1970-01-01)

栏目分类