微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > 关于AMS仿真的问题,在做不出来老师就让我退学了啊

关于AMS仿真的问题,在做不出来老师就让我退学了啊

时间:10-02 整理:3721RD 点击:
我做混合信号的方针,在最后一部运行仿真的是出现的问题,提示错误是error encountered duringNC elabora for configuration single_ad_sim:config
在线求解答啊,拜托各位大神帮助下把,老师明天就要结果了,在做不出来我就得退学了啊

这条信息告诉你发生错误,但是没告诉你发生了什么错误,最好找到error的内容.另外退学多好啊,减少沉没成本,早早转行

Elaborating single_ad2.daceshi_sim:config -
ncelab single_ad2.daceshi_sim:config -snapshot daceshi_sim:ams1418800128141 -cdslib /home/cadence/cds.lib single_ad2.cds_globals:daceshi_sim_config-errormax 50 -discipline logic -timescale 1ns/1ns -noparamerr -use5x4vhdl -status -delay_mode None -novitalaccl -update -omicheckinglevel Standard -access +r-w-c
ncelab: 05.60-p001: (c) Copyright 1995-2005 Cadence Design Systems, Inc.
DEFINE gg /home/cadence/gg
|
ncelab: *W,DLCPTH (/home/cadence/cds.lib,70): cds.lib Invalid path '/home/cadence/gg' (cds.lib command ignored).
ncelab: *W,DLNOHV: Unable to find an 'hdl.var' file to load in.
ncelab: *internal* (sv_seghandler - trapno -1).
Please contact Cadence Design Systems about this problem
and provide enough information to help us reproduce it.
ncelab: Memory Usage - 13.7M program + 43.8M data = 57.5M total
ncelab: CPU Usage - 0.0s system + 0.0s user = 0.0s total (0.0s, 100.0% cpu)
Error encountered during NC elaboration for configuration single_ad2.daceshi_sim:config.

不许学我亲老师的经典名言.......

我经常遇到类似问题,根据log寻找线索!

bbbhhgjhj

一步步好吧 ,退什么学啊?

退学好啊,早点转行

hdl.var 没有设置好?

恭喜转行

学姐,你后来是怎样解决的。BJTU classmate

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top