求“Design of mixed-mode ALG BBCDR & process-variation-resilient CML”
时间：10-02
整理：3721RD
点击：
求一篇 dissertation:"Design of mixed-mode adaptive loop gain Bang-Bang Clock and Data Recovery and process-variation-resilient Current Mode Logic" by Jeon, Hyung-Joon from TAMU
Difficult