微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > how to reduce cell leakage power in a large design

how to reduce cell leakage power in a large design

时间:10-02 整理:3721RD 点击:
Please Help me in this ragard....................

Back bias, HVT.

thank you, but
i need information to reduce leakage power in synthesis part that is in design compiler.

thank you, but
i need information to reduce leakage power in synthesis part that is in design compiler.

: Handshake
Thank you, but
i need information to reduce leakage Power in Synthesis Part that is in Design Compiler.

搞得我说中文都不好意思发言

whole design 结束之后,就检查一下吧,电路中有没有node是floating的,看看高温情况下以及enable 和dis enable,有没有Power MOS,有的话,可能要看process 了

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top