微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > Analog design signoff checklist

Analog design signoff checklist

时间:10-02 整理:3721RD 点击:
Hello, can anybody share me analog design signoff checklist?
For example, in digital design, it will be
1. functional: test regression passing rate; coverage; etc...
2. Timing: STA; postsim; etc...
...
In analog field, in the real tape-out signoff flow, is there any similar checklist?
Thanks,

it's something you should already know before you became a manager

Can anybody share valuable experience here?

Thanks,

It seems a decent question, and it will help people to follow the right process.
There are two many people who are willing to take short cut, and very few people want to follow the process.

1. postsim at 5 corners and make sure there is some tolerance.
for example 300Mhz 10bit DAC spec, we have to postsim at350Mhz or higher

Thanks, hugodarwin.
How many testcases do you use for simulation? Only some little sequences which can be put in one test case?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top