微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > RFIC设计学习交流 > SpetreVerilog仿真求助

SpetreVerilog仿真求助

时间:10-02 整理:3721RD 点击:
最近我在做SpetreVerilog仿真时IC5141报错:
Error in cleaning up IPC in an attempt to quit.
Error in DC simulation for mixed-mode.
Error found by spectre during DC analysis during info "finalTimeOP" analysis skipped due to inability to compute operating point.
请高手多多帮忙.
thanks very much!

没遇到过,

看起来似乎是工作点不收敛,看看电路有什么地方是非稳态的吧

多谢ncLM,但我不明白第一个错误IPC是什么意思;
还有,在仿真的时候电脑响应很慢,有时还会自动退出ciw,请高手指教

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top