微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > ISE7.1i

ISE7.1i

时间:10-02 整理:3721RD 点击:
I have a module "keeper" in Verilog language, but it can not be called by its top module when use ISE7.1i.For exsample:
module top(......);
input .....;
output .....;
keeper keeper(.a(),.b(),....);
endmodule
Load module top and module keeper into ISE7.1i Project Navigator, then you will find that module keeper is not included in the module top. When synthesis module top, Project Navigator will tell you "could not find module/primitive 'keeper' ". If I rename keeper to annother name such as "keeper1" but can not be "keep", all problems don't exist. Why? "Keeper" or "keep" is the key word or reserved word in ISE7.1i Project Navigate? Use synplify cann't exist this problem.

有可能就是小编的猜测

我认为是这样的,可以看帮助文档

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top