微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > ask for help!

ask for help!

时间:10-02 整理:3721RD 点击:
下面的这个2.5分频程序是verilog100例中的,看完后有几点不解:
1.为什么引入mid?
2. #delaytime out=~out;有何用?
`timescale 1ns/100ps
module frequency5x2(in,out,rst);
input in,rst;
output out;
reg out;
reg mid;
integer counter;
parameter delaytime=25;
always@(posedge rst )

begin
counter=0;
out=0;
mid=0;
end
always@(posedge in)
begin
if(counter==4)
begin
mid=~mid;
counter=0;
end
else
counter=counter+1;
end

always@(negedge in)
begin
if(counter==4)
begin
mid=~mid;
counter=0;
end
else
counter=counter+1;
end

always@(posedge mid )
begin
out=~out;
#delaytime out=~out;
end
always@(negedge mid)
begin
out=~out;
#delaytime out=~out;
end
endmodule

ask for help!
该程序完全错误,小编千万别学

ask for help!
这段程序是不是完全用来仿真的激励文件吧?否则真的是无法理解.

ask for help!
behavior model

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top