微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > XCELIUMMAIN_18.03.001 + LICENSE TOOL

XCELIUMMAIN_18.03.001 + LICENSE TOOL

时间:03-15 整理:3721RD 点击:
Hi everybody,Supporter, manager
I've already had package to install xceliummAIn 18.03.001 , but i don't have license to install.
Could you help me give solution to have license ?

Thank you very much

你是有病么? 求资源还要买

please support by other method, not buy license

还以为你有…………

哈哈 我的是最新版的 lic可以破
xrun: 18.09-s010: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
file: dut_dummy.v
module worklib.dut_dummy:v
errors: 0, warnings: 0
Caching library 'worklib' ....... Done
Elaborating the design hierarchy (primary partition):
xmelab: *N,MEVCON: In multi-run MSIE mode, explicit connectivity access from command-line would be required for tran gate pins, if '$dumpports' is used in the design.
Top level design units:
dut_dummy
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Building instance overlay tables: .................... Done
Generating native compiled code:
worklib.dut_dummy:v <0x0ca9ca81>
streams:17, words:9380
Building instance specific data structures.
Loading native compiled code:.................... Done
Design hierarchy summary:
InstancesUnique
Modules:11
Registers:66
Scalar wires:71-
Always blocks:33
Writing primary snapshot: worklib.dut_dummy:v
xrun: 18.09-s010: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /tools/cadence/XCELIUM1809/tools/methodology/UVM/CDNS-1.1d
file: ubus_tb_top.sv
package worklib.ubus_pkg:sv
errors: 0, warnings: 0
interface worklib.ubus_if:sv
errors: 0, warnings: 0
module worklib.ubus_tb_top:sv
errors: 0, warnings: 0
Loading primary snapshot worklib.dut_dummy:v .................... Done
Caching library 'worklib' ....... Done
Elaborating the design hierarchy (incremental partition):
xmelab: *N,MEVCON: In multi-run MSIE mode, explicit connectivity access from command-line would be required for tran gate pins, if '$dumpports' is used in the design.
[MSIE] Instance ubus_tb_top.dut is bound to module worklib.dut_dummy:v in primary snapshot worklib.dut_dummy:v
Top level design units (incremental partition):
uvm_pkg
cdns_uvmapi


支持 可以分享么


share是一种精神

lu guo


Hey, youhave the license, upload it or at least the public key to get the sfk working, please

共享是一种美德

上一篇:请问laker软件的安装
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top