vc_static
Verfication Compiler Static Platform 软件先共享出来吧。
Just add following lines in your *.src (Synopsys.src):
PACKAGE snps_formal snpslmd 2019.2019 0 COMPONENTS="VCFV-Verdi-Plugin " ck=0
INCREMENT snps_formalsnpslmd 2019.2019 30-dec-2020 99 VENDOR_STRING=^1+S&PID=9b530424& SUPERSEDE ISSUED=01-apr-2004 ck=51 SN=RK:2671-0:167603:0START=01-apr-2004AUTH={ snpslmd=(LK=0) }
And generate it again.
Drop me a message if you have problems man.
有没有使用手册哦?可以分享一下吗?
我可以
VCS_MX為mixed hdl仿真器,支持vhdl+verilog+sv的混合仿真。 VCS則是verilog+sv的
VC LP// Low Power Signoff and Static Verification (rtl & post)
VC Formal// Next-Generation Formal Verification
VC Formal DPV (Datapath Validation) // VC Formal Datapath Validation (DPV) App with integrated HECTOR?