微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > Tessent IJTAG Student Workbook书籍及IEEE1687 IJTAG lab代码

Tessent IJTAG Student Workbook书籍及IEEE1687 IJTAG lab代码

时间:03-15 整理:3721RD 点击:

本人有Mentor培训教材Tessent IJTAG Student Workbook以及代码,主要学习基于IEEE1687的IJTAG培训,公司培训留下的,扫描成电子版了。



带lab实验
看其中的一个icl文件,chip.icl
Module chip {
TCKPorttck;
ScanInPorttdi;
ScanOutPorttdo{source MySib2.so;}
SelectPortSel;
CaptureEnPortce;
ShiftEnPortse;
UpdateEnPortue;
ResetPortrst;
Instance MySib1 Of sib1 {
InputPort si= tdi;
InputPort se= se;// shift enable
InputPort ce= ce;// capture enable
InputPort ue= ue;// update enable
InputPort rst= rst;// reset
InputPort en= Sel;// select enable
InputPort tck= tck;// test clock
InputPort fso= MyTdr1.so// instument 1,scan out
}
Instance MyTdr1 Of tdr1 {
InputPort si= tdi;
InputPort se= se;// shift enable
InputPort ce= ce;// capture enable
InputPort ue= ue;// update enable
InputPort rst= rst;// reset
InputPort en= MySib1.ten;// select enable
}
Paramter Regmax = 5// override the icl
Instance MySib2 Of sib1 {
InputPort si= MySib1.so;
InputPort se= se;// shift enable
InputPort ce= ce;// capture enable
InputPort ue= ue;// update enable
InputPort rst= rst;// reset
InputPort en= Sel;// select enable
InputPort tck= tck;// test clock
InputPort fso= MyTdr2.so// instument 1,scan out
}
Instance MyTdr2 Of tdr2 {
InputPort si= MySib1.so;
InputPort se= se;// shift enable
InputPort ce= ce;// capture enable
InputPort ue= ue;// update enable
InputPort rst= rst;// reset
InputPort en= MySib2.ten;// select enable
}
}
欢迎大家一起交流。
另外本人想要40nm、28nm或以下的工艺库一套。
企鹅2390201552






pls share

where do u have shared to jtag training data

where do u have shared to JTAG training data. Sir please share it with us i desperately need JTAG training


I think this sentence doesn't read smoothly.

it is just pictures where are the files

上一篇:verdi3 201210破解问题
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top