Active-HDL

Active-hdl™ is a Windows® based integrated FPGA Design and Simulation solution. Active-HDL includes a full HDL graphical design tool suite and RTL/gate-level mixed-language Simulator. The design flow manager evokes 80 plus EDA and FPGA tools, during design, simulation, synthesis and implementation flows, making it a seamless and flexible design and verification platform. Active-HDL supports industry leading FPGA devices, from Actel™, Altera®, Lattice®, Quicklogic®, Xilinx® and more.
Top Features:
* Multi-FPGA & EDA Tool Design Flow Manager
* Graphical Design entry & editing
* Code2Graphics and Graphics2Code
* Import/Export Legacy Designs
* Pre-compiled FPGA vendor libraries
* High Performance Mixed-Language RTL Simulator
* IEEE Language Support: VHDL, verilog®, SystemVerilog Design, SystemC
* Automatic Testbench Generation
* Advanced Debugging & Code Coverage
* IP Encryption and Xilinx® Secure IP support
* ABV, Assertion-Based Verification (SVA, PSL, OVA)
* dsp Co-simulation with MATLAB®/Simulink®
* PCB Design Interface
* Server Farm Manager
* HTML and PDF Design Documentation

HomePage: http://www.aldec.com/ActiveHDL/

Aldec Active HDL 8.2 Update 3 --- 800MB
HotFile.com:
http://hotfile.com/dl/27801699/d50ec6d/HDL.8.2u3.part01.rar.html

http://hotfile.com/dl/27801702/c788bec/HDL.8.2u3.part02.rar.html

http://hotfile.com/dl/27801708/32bd0ef/HDL.8.2u3.part03.rar.html

http://hotfile.com/dl/27801715/04968e9/HDL.8.2u3.part04.rar.html

http://hotfile.com/dl/27801723/3de33c2/HDL.8.2u3.part05.rar.html

http://hotfile.com/dl/27801867/b224b82/HDL.8.2u3.part06.rar.html

http://hotfile.com/dl/27801914/be1fafc/HDL.8.2u3.part07.rar.html

http://hotfile.com/dl/27801930/90f2bcf/HDL.8.2u3.part08.rar.html