微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > VCS2017据说采用了并行加速谁能提供一下研究

VCS2017据说采用了并行加速谁能提供一下研究

时间:03-15 整理:3721RD 点击:
VCS2017据说采用了并行加速谁能提供一下研究,谢谢了。



is thee crack version?

zheshige dajinbu

GRFRE

maybe, it only is applied tocompiling ordumping phase that is same as ncvlog and ncsim, what's more,it will cause futex_wait_queue_me error some times, so it appears thatthe toolscannot process theparallelissuesformultiple threads ,some thread will conflict with other thread casually.

cadence好像出了个类似的仿真工具

没2017 vcs
请问楼上c公司类似的仿真工具是啥

目前沒看到tool

[size=18.6667px]Thanks for sharing



就是说运行时多线程还是没开发么?


cadence的并行仿真软件
Xcelium Parallel Simulator
First Production-Proven Parallel Simulator with Multi-Core Computing Technology
Key Benefits

1. Provides an average 2X improved single-core performance
2. Offers an average multi-core performance speed-up of 3X for RTL design simulation, 5X for GLS, and 10X for DFT simulations running on today’s servers
3. Provides parallelism with multi-core speed-up, benefiting event-dense simulation runs of all types
4. Further extends innovation within the Cadence Verification Suite

上一篇:STK9.2.2安装问题求助
下一篇:最后一页

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top