微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > dc综合报表面积怎么看-1

dc综合报表面积怎么看-1

时间:03-15 整理:3721RD 点击:
****************************************
Report : area
Design : ramp_curveN_dc
Version: I-2013.12-SP5-6
Date: Fri Jan 22 10:56:16 2016
****************************************
Information: Updating design information... (UID-85)
Library(s) Used:
xxxxxx
Number of ports:61
Number of nets:586
Number of cells:490
Number of combinational cells:347
Number of sequential cells:143
Number of macros/black boxes:0
Number of buf/inv:56
Number of references:68
Combinational area:762.048007
Buf/Inv area:41.865601
Noncombinational area:860.126386
Macro/Black Box area:0.000000
Net Interconnect area:undefined(Wire load has zero net area)
Total cell area:1622.174394
Total area:undefined
上面是我用dc跑出的一个面积报表
大家是怎么理解这些术语的
以下是我的理解
Number of ports:61 i/o bit 数
Number of nets:586 ?
Number of cells:490 总的逻辑单元(是与非,或非门吗?)
Number of combinational cells:347 组合逻辑
Number of sequential cells:143 时序逻辑
Number of macros/black boxes:0 宏/黑盒子?
Number of buf/inv:56 ?
Number of references:68 ?
Combinational area:762.048007 组合逻辑面积
Buf/Inv area:41.865601
Noncombinational area:860.126386 非组合逻辑面积(是指时序逻辑吗?)
Macro/Black Box area:0.000000
Net Interconnect area:undefined(Wire load has zero net area)
Total cell area:1622.174394
Total area:undefined

net是你cell 之间连接点,cell包括时序和组合逻辑的单元,你看正好是后面两个逻辑单元的和,macro一般你用到生成的memory之类的才会有,buf这些应该是为了加大驱动放进去的,非组合逻辑就是时序单元面积。这些其实dc的userguide应该都能找到


thnks

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top