微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > 求一份Syn@psys的软件,名字叫verification compiler

求一份Syn@psys的软件,名字叫verification compiler

时间:03-15 整理:3721RD 点击:
哪位大牛能否提供一下synopsys的verification compiler软件?
非常感谢!

Verification Compiler™ provides all of the software capabilities, technology, methodologies and VIP required for the functional verification of advanced SoC designs (See figure 1).
Verification Compiler provides comprehensive support for all simulation flows, including native low power, X-Prop, planning, coverage and execution management. Verification Compiler also supports industry-leading debug flows, including power-aware and HW/SW debug. It also provides access to Synopsys' next-generation static and formal technologies, with advanced low power static checking, formal verification, Clock Domain Crossing (CDC) checking and advanced lint. Verification Compiler makes all of Synopsys' next-generation VIP titles available in simulation and debug flows (See figure 5).
Verification Compiler offers compelling integration features, providing up to 5X performance improvements, 3X productivity improvements, and greatly increased debug efficiency. Finally, Verification Compiler provides users uniquely flexible access to simulation, static/formal and debug features to enable concurrent verification.

这个软件太大了,13个G...


13g,这么大。

供货
Verification Compiler现已提供给有限的一些客户,并将于2014年12月全面上市。

shenmedongdong

我有,但是没办法,太大了,13.2个G。安装完后要50个G,好恐怖。

这么大?

这么大,不会是一堆软件的集合吧,算了,下了也装不下

这么大,不会是一堆软件的集合吧

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top