微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 综合技术问答 > EDA使用问答 > Cadence Allegro SPB 16.6 Hotfix S001

Cadence Allegro SPB 16.6 Hotfix S001

时间:03-15 整理:3721RD 点击:
Cadence Allegro SPB 16.6 Hotfix S001现在已经提供下载了!Cadence Allegro SPB V16.60已经推出补丁文件了!
现在提供下载地址:http://www.orcad.nl/patches/Hotfix_SPB16.60.001_wint_1of1.exe
目前可以下载,并且成功安装了!

修订的内容很多:
DATE: 12-18-2012HOTFIX VERSION: 001
===================================================================================================================================0 _9 ?~9 j0 r$ I! j1 v
CCRIDPRODUCTPRODUCTLEVEL2TITLE
===================================================================================================================================; E$ e. B) P: g8 v
501079ALLEGRO_EDITOR MODULESEnhancement for Module swap function similar to component swap
745682CONCEPT_hdlCOREAttributes window requires resizing each time DEHDL is launched; o' a0 H; ^4 }: K" Q6 z- f
825846CONCEPT_HDLCOREThe module_order.dat file gets corrupted
871886CONCEPT_HDLCOREBrowse button in Signal Integrity window of DE-HDL option causes program crash
891439ALLEGRO_EDITOR INTERACTIVmoving cline segments5 M2 L$ r6 k3 H9 B3 G' b7 G
898029CAPTUREPRINT/PLOT/OUTPU ENH: TCL:To show net alias clearly in print out if alias has underscore: u" p$ s5 c' {; Y7 R9 \* m
923210CONCEPT_HDLCORESearch with multiple properties does not show all properties% q+ L( H' ]b/ `3 o4 K
938977CONCEPT_HDLCOREProperties attached to standard/DRAWING symbol does not propagate to parts placed in the schematic
947451ALLEGRO_EDITOR INTERACTIVAllow the tool to select multiple shapes when assigning a net to more than one shape.
968646ALLEGRO_EDITOR EDIT_ETCHThe Cline to Pad spacing not followed for Multidrill pad it is more then minimum spacing
976723ADWMODEL_MANAGEMENT SI DML Model has to be provided the Auto Generate function for discrete components on DBeditor, A2 D; \7 [, x! S
981767SCMUIAdd series termination in ASA will crash if both output and input pins are selected.4 q7 O+ \& L2 Y1 T~, T( n+ l
982273SCMOTHERPackage radio button is grayed out
988438CONCEPT_HDLCOREVisible constrAInt disrupts MOVE command5 q& I+ C" D) r& P& X
989471ALLEGRO_EDITOR INTERACTIVFunctionality to zoom to the selected object in Pre Select Mode
993562CONCEPT_HDLINFRAAfter upreving the design save hierarchy is leading to WARNING(SPCOCD-34).
996577SPECCTRAROUTESpecctra not routing NET_SHORT connections+ R6 \$ [* R& V' E5 z8 G- a7 c5 j: `
997992CONCEPT_HDLCOREWhy are Page Numbers not enumerated correctly when multiple TOC Symbols are used?/ t4 p! e( V0 E& @) x- u/ ?
1001300 PSPICEMODELEDITORBUG: Simserver crash with encryptedm model% Y) A$ |- xh* G3 c4 \8 g) D; u
1010124 PSPICESIMULATORMonte Carlo summary doesn't list all the runs in case of Convergence error in one of the runs
1013656 SCMOTHERcreate diff-pair should honour diff-pair setup or ask user for positive negative leg
1013721 ALLEGRO_EDITOR EDIT_ETCHRouting near a 2x3 multi drill padstack does not maintain the spacing constraints.
1016859 SCMREPORTSdsreportgen exits with %errorlevel%0 ]5 {2 ]& U9 ~. m1 W9 B
1018506 ALLEGRO_EDITOR INTERACTIVEdit copy with retain net of via will assign net to pin
1020746 CONCEPT_HDLOTHERPDF Publisher tool behavior inconsistent between OSs8 @$ B; G" e- D0 N* N, g$ G
1020798 SIP_layoutSHAPEShape not voiding on layer 2 causing shorts' E) l% x) E. q# qI, A2 L9 R
1023051 SCMUIWrong and incorrect message is generated while adding connectivity in SCM matrix view � DSTABLE-140M3 y6 h* _, }9 O
1023774 APDWIREBONDAfter "xml wire profile data" is imported it isn't reflected to actual wire." }3 O- E' K9 B5 x- Pm+ k9 _0 `
1023807 SPECCTRAGUIUnable to close SPECCTRA using File > Quit or by clicking on standard window red close cross button@3 v4 |V4 K3 C8 k
1024239 ALLEGRO_EDITOR INTERFACESDXF pin location is moved when I execute DXF out, c0 w" @2 ~9 E8 N8 W- S
1028237 CONCEPT_HDLHDLDIRECTError binding design when generating simulation netlist: D9 V+ e: D& Z
1030591 CAPTURELIBRARYLibrary Correction utiltiy locks the library and deosn't frees it even after being closed2 h, h. N# B4 e+ d5 V9 \4 b0 ?! w
1035624 CONCEPT_HDLCOREOptions pre-selected when launching base product2 L, k* i4 ~5 Z/ R6 n8 O
1035896 SIP_LAYOUTASSY_RULE_CHECKRule Wire Length under Wire on line in Assembly Rule Checker doesn't work correctly3 v0 B! r* b! X- k1 t
1036580 ALLEGRO_EDITOR MODULESModule created from completely routed board file has lot of missing connections in it.2 S5 A8 \. C( @# }2 a. E7 q9 {! nH
1037345 ALLEGRO_EDITOR INTERACTIVEnhance Allegro's Snap-To tools to select the origin of a sub-drawing(clip file)
1038180 ALLEGRO_EDITOR DRC_CONSTRBGA escapes not being calculated in phase tol
1038285 SCMUIRestore the option to launch DE-HDL after schgen.' Z% n0 c2 S" M* m
1038371 ALLEGRO_EDITOR INTERFACESImport > IDF fails with error "(SPMHDB-187): SHAPE boundary may not cross itself."5 a( d& o) i) ]" K
1038577 ALLEGRO_EDITOR DATABASEModifying Void crashes Allegro
1039112 ALLEGRO_EDITOR ARTWORKAntietch and Boundary layers deleted when Match Display selected
1039147 ALLEGRO_EDITOR COLORNeed an option to change color of Text marker and Text select in Display listing
1040653 ALLEGRO_EDITOR DATABASECannot update netlist data,ERROR(SPMHDB-121): Attribute definition not found.- f( F; G9 e3 }+ d' C
1041368 APDDEGASSINGThe Degas_No_Void properties assigned to Cline does not work.
1041864 ALLEGRO_EDITOR MANUFACTAllegro crashes when opening the Backdrill setup menu
1042199 SIG_INTEGRITYSIMULATIONWaveform list was not refreshed by switching tab.6 ]" `5 ?, b! D4 S5 n: ?% w
1042348 SIP_LAYOUTSTREAM_IFGDSII export includes the full refernce path, breaks CATS flow
1043861 SIG_INTEGRITYREPORTSDerating values are NA in bus simulation report when derating table is not in working directory
1043903 GREGLOBALThis design crashes during planning phases in GRE.- V$ \$ [; A- X9 ~8 x& B
1044029 PSPICEENCRYPTIONEncrypted lib not working for attached
1044222 ALLEGRO_EDITOR INTERACTIVCapture Canvas Image changes working directory+ \. k1 ?( {) |5 Ur2 q
1044264 PSPICESIMULATORWhy does the 'ORPSIM-15009:This device scales to 0.0 at this Temperature' Error occur.
1044577 GRECOREPlan > Topological either crashes or hangs GRE* v! N( M6 M/ O4 z* x: B# D' D
1044687 TDACOREtda does not get launched if java is not installed
1044754 SIG_INTEGRITYSIMULATIONIncorrect waveforms when simulating with stacked die7 u: K. y5 }2 i- W1 ^0 x& U
1045607 ALLEGRO_EDITOR OTHERComponent get placed even after Cancel IDF in form.0 i2 i5 J, y7 Y7 d4 ^
1045694 CONCEPT_HDLINFRAWhy to package the design twice to pass the net_short property to the board?9 z+ i, C5 l5 C. [
1045863 CONCEPT_HDLINFRACustomer had the crash several times when they run script with SPB16.51.
1046929 CONSTRAINT_MGR OTHERUnable to create physical of spacing cset after rename the default cset in design entry.
1047590 ALLEGRO_EDITOR SCHEM_FTBBuses created in Allegro-CM are deleted by netrev in traditional flow3 I+ j" a" KI. S& o' n
1047823 CONSTRAINT_MGR OTHERacputValue predicate text not being displayed at bottom of Constraint Manager window.& M9 T% K0 e@
1048403 ALLEGRO_EDITOR SKILLAllegro crashes opening more than 16 files with skill+ F! R. c, O* q& b! d1 Q
1049262 ALLEGRO_EDITOR OTHERAPD and extracta crash owing to Wirebond., L0 KV8 G4 b' Q" [' J
1049303 CONCEPT_HDLCOREBlock rename deletes schematic data immediately in 16.5& ^3 y+ N# E. `6 @+ W0 W( ^d
1049317 CONCEPT_HDLOTHERbomhdl with scm mode not working on RHEL in 16.5+ K+ b; F7 N+ A; ^
1049399 SIG_INTEGRITYOTHERToggling z-axis delay in CM shows the same value7 X$ f2 VH' g5 N2 c7 _
1049956 ALLEGRO_EDITOR DATABASEBUG:dbdoctor deletes fillets as design is migrated from old version+ U8 D. B; E" k- r0 _
1050408 APDDXF_IFSymbol has 45 degrees rotationin mcm but DXF doesn縯.$ i9 s/ _+ X1 n, {5 S, b7 e" [; g
1050483 ALLEGRO_EDITOR DRC_CONSTRDRC has been waived but after updated DRC system generated a new DRC.
1050918 ALLEGRO_EDITOR MANUFACTTestprep Automatic generate testpoints with wrong padstack Itype in SPB165S026.
1051588 ALLEGRO_EDITOR PAD_EDITORPad_Designer library drill report omits some drill holes
1052005 SIG_INTEGRITYOTHERHuge difference in Z-Axis delay with the latest hotfix for 16.5 that did not exist in older ISR's of 16.5.! s4 s8 w" P+ Qs/ n' L
1052045 ALLEGRO_EDITOR OTHERBug - Thermal relief connects not sustaining 15 degrees component spin in version 16.5 unlike v16.3
1052449 CONCEPT_HDLCOPY_PROJECTCopy Project does not update all relative paths in the cpm file+ i& e2 \- C: v7 _0 A, C" X- `, OC
1052600 ALLEGRO_EDITOR SHAPEAdding a specific cline causing shape errors- P$ E7 ?5 A& r, [( m
1052753 ALLEGRO_EDITOR DRC_CONSTRAllegro showing soldermask drc only when the symbol is rotated.0 |( A6 W4 n, Y" c6 Z2 i
1054235 ALLEGRO_EDITOR PLACEMENTCannot place alt_symbols for mechanical parts.! r( v' a, r+ {" a
1054269 ALLEGRO_EDITOR MANUFACTBackdrill Setup and Analysis crashes on attached design
1054351 ALLEGRO_EDITOR SHAPEShape voiding fails for board having diffpairs with arcs- d& ^3 v' J- T1 c
1054456 ALLEGRO_EDITOR MENTORmbs2lib incorrectly translates refdes label
1055273 ALLEGRO_EDITOR INTERFACESDXF exported from Allegro has an offset in pad location for Y- direction.
1055328 CONCEPT_HDLCOPY_PROJECTProject Manager - Project Copy
1055481 APDSHAPEkeepout does not clear shape unless it's picked up and dropped down/ z0 k9 e& C- u5 }2 E, Z
1055729 CISGEN_BOMStandard CIS BOM per page is not working correctly with optionProcess Selection4 z/ C6 ]& k7 @3 Q" k# x
1056418 ALLEGRO_EDITOR OTHERPDF exports the blank text markers whether or not the markers are visible.9 s( }, ]3 ]' ?! p1 r* G. b
1056579 CAPTUREOTHERAbility to define custom variables for titleblocks that update for specific variant views
1057003 ALLEGRO_EDITOR SHAPEZ-copy to create RKI does not follow board outline# f; O# h. H/ r
1057976 ALLEGRO_EDITOR DRC_CONSTRNo Same net Spacing DRC on attached design.
1058002 SIG_INTEGRITYSIMULATIONIncorrect Xtalk sim netlist was created./ s8 U1 z) e8 |# z4 P# |1 E
1058364 ALLEGRO_EDITOR SKILLaxlTransformObject() is moving refdes text when only symbol pin is selected for move; `1 i" |/ b+ B) vN) B
1058940 ALLEGRO_EDITOR INTERFACESIDF(PTC) out command output wrong angle value! t* r" r/ V9 `1 z" A8 H2 Q
1059037 CISPLACE_DATABASE_P What enables the Refresh symbol libs option under hte update menu in CIS explorer
1059389 ALLEGRO_EDITOR MANUFACTabout back drill analisys report
1059901 CONCEPT_HDLCOREGlobal Property Change and <<OCC_DELETED>> property value.1 N3 G: g8 t: f4 U7 B5 V5 y* h: r% @
1060428 ADWDESIGN_INITADW Flow Manager Copy Project fails to complete
1060589 F2BPACKAGERXLPackager Fails with ERROR(SPCOPK-1053): Cannot find a ppt part that matches the instance properties.
1060977 F2BDESIGNSYNCback annotate in 16.5 does not bring in already placed nets as global nets
1061223 CONCEPT_HDLCHECKPLUSWhat determines a passthru pin?
1061424 CONCEPT_HDLCORECustomer creates <<OCC_DELETED>> property values.+ s8 e- B8 i& w: A
1061572 ALLEGRO_EDITOR INTERACTIVShortcut keys wont work after "Edit Text" command is finished.8 q8 p) M5 N! l
1061659 ALLEGRO_EDITOR DATABASEUnable to return drawing origin to 00
1062558 APDDXF_IFIf set both in X and Y offset DXF only get one and not get absolutely value in 45 degree rotation4 `. B' ~3 t7 W- \( E5 G" H
1062982 ALLEGRO_EDITOR MODULESModule containg partitions has been imported to the main design and cant be refreshed.
1063284 PCB_LIBRARIANOTHERPDV Save As is broken
1063658 ALLEGRO_EDITOR SCHEM_FTBAllegro Import Logic does not remove library defined diffpairs8 G8 X3 i1 E$ {" s) X0 ^. \
1063778 CONCEPT_HDLCHECKPLUSThe hasSynonyms CheckPlus predicate is not returning true for all global signals.
1063924 CONCEPT_HDLCONSTRAINT_MGRHighlight the net between DE-HDL 16.5 and Constraint Manager.! B% o8 U0 b2 M+ d7 ~7 J
1064707 CONCEPT_HDLCHECKPLUSRules Checker core dumps on designj; I, m; W9 U' P* L% K- h
1065124 PCB_LIBRARIANSETUPPTF properties cannot be deleted from the setup in PDV
1065618 CONSTRAINT_MGR ANALYSISDRCs on board but Constraint Manager shows the columns as green.
1065641 PCB_LIBRARIANCOREPDV symbol editor is crashing when deleting a group using delete or CTRL+X
1065745 SIP_LAYOUTDATABASEThe logic assign net command crashes the application6 ]?: @0 C. t
1065860 ALLEGRO_EDITOR REPORTSDesign crashes when running a padstack usage report8 A& C* f- A, @/ [& {$ W$ J4 y
1066051 ALLEGRO_EDITOR TESTPREPAuto Testprep generation creates TP with Testpoint to Component Locatin DRC
1066318 CONCEPT_HDLCREFERIssue with LOCATION visibility in flattened schematic/ S( [/ c8 X1 ^* G) k7 A
1067339 CONSTRAINT_MGR ANALYSISRelative Propagation Delay analysis in the Partition file seems very inconsitent.
1067984 SIP_LAYOUTOTHERlayer compare batch fails with write protected file
1068425 F2BDESIGNVARIOut of memory message in Variant Editor while 縞hange properties&#65533; command( W4 o1 E) v||' _
1068547 ALLEGRO_EDITOR EDIT_ETCHOutward Fanout is not fanning out this 4 sided part as intended
1068966 SIP_LAYOUTDRC_CONSTRAINTSDRC update aborts on this design withERROR -3000067
1069215 CAPTUREDATABASECapture Crash on usnig a TCL utltiy to correct design7 S5 p* H" ~- y, k* A# c" d
1069517 SIP_LAYOUTDIE_EDITORchange die abstract pins tab default action from delete to modify$ s; T2 d: o2 E! HC9 U0 Z5 Q
1069915 ALLEGRO_EDITOR EDIT_ETCHAllegro hangs with when doing spread between voids, o8 HN. M# R$ N( W* |
1070007 ALLEGRO_EDITOR PLOTTINGExport IPF omits drill figure characters for backdrill holes+ S& u( o" A& a) @( `; D! W: Y, z! N
1071722 SIP_RFDIEEXPORTvirtuoso SiP Architect not writing out pins to the .dra needed for LVS flow
1072067 APDEXTRACTWhen expoting using Extracta oblong pads with anyangle are abnormal
1072791 ALLEGRO_EDITOR DATABASEDatabase check cannot fix error and keep report the same issues cause artwork cannot export.7 W6 m' Y' A, d: B3 T2 _, i, k
1072806 CISEXPLORE_DATABASE Query tab in CIS explorer doesn't show searh fields in 16.6% H: F4 _u' u: e, o
1072843 ALLEGRO_EDITOR PLACEMENTThe move command that was present in the right mouse pop up menu during manual placement is missing in 16.5
1072904 SIP_FLOWSIP_LAYOUTProbe pins not being mirrored in Die Editor correctly in Chip Down mode.
1073237 SIG_INTEGRITYGEOMETRY_EXTRACT Some nets has no result at Bus Simulation and Comprehensive simulation.0 }% P2 R3 Q: n) M1 }2 t- v+ A9 B
1073445 ALLEGRO_EDITOR GRAPHICS'infinite cursor graphics fail -ghost copies as you move cursor2 U# y7 j: u( \' g1 S) z
1073464 SCMSCHGENSchgen never completes.1 t$ |6 @- a7 q" G2 G# s7 n/ G
1073587 SIP_LAYOUTOTHERaxlSpreadsheetSetWorksheet command clears the cells in memory
1073745 CONCEPT_HDLCOREImport design fails* p& m# `* |' J0 e6 j/ R4 \/ U( f
1073852 ALLEGRO_EDITOR INTERACTIVWhile doing a Copy Via use the last 'Copy Origin'
1074279 ADWDSN_MIGRATIONDesign Migration fails purge if there are cells with BODY_TYPE" r. J5 sZ8 A7 M
1074791 CONCEPT_HDLHDLDIRECTUser gets port exists in schematic but not on symbol message even though the port does not exist8 Y) S4 T; D" e" O' V! A
1075135 ALLEGRO_EDITOR DRAFTINGAbility to edit dimension text block in Instance Parameter
1075151 ALLEGRO_EDITOR SHAPECannot change global shape parameter back to thermal width oversize after having used fixed thermal
1075256 ALLEGRO_EDITOR OTHERImport > IPF in 16.5 is dropping data.8 P, a2 Wz+ {: G0 w! I
1075853 ALLEGRO_EDITOR REPORTSplease add "PART_NAME" at Extract UI8 V, ^! [2 T5 l% U6 Q9 o$ y' d
1075934 ALLEGRO_EDITOR DRAFTINGAble to Changing Dimension Text Block$ D( i$ k. q- \' h0 n, C7 e) D
1075955 CAPTURESCHEMATIC_EDITOR ZOOM in 16.6using key "I" on keyboard in not centered on mouse pointer( A0 o% K" G* l: `$ w- R
1075964 ALLEGRO_EDITOR SHAPEShape voiding is not consistent in conjunction with odd angle and arc traces
1076086 SIP_LAYOUTIMPORT_DATAmissing wirebond after import SPD2" _1 P. H) C( zG& s3 ~
1076202 ALLEGRO_EDITOR EDIT_ETCHAllegro add connect causing crash after Hotfix
1076205 CAPTUREPRINT/PLOT/OUTPU : Printing of User Assigned RefDes
1076536 ALLEGRO_EDITOR DRC_CONSTREmbedded component which protrude out toward Top do not create DRC with Place Keepout on Top9 [% p3 ^& L5 X
1076538 CONCEPT_HDLCOREProperty visibility changes in attribute form not updated in schematic canvas.
1076655 APDDXF_IFDxf does not get offset value if die symbol padstack has offset value5 H4 S9 |" I, L. R! L
1076846 ALLEGRO_EDITOR EDIT_ETCHGrid snapping broken after slide in 16.6. |8 L4 v$ w4 q2 h! X6 s5 ?& S
1076891 ALLEGRO_EDITOR INTERACTIVSymbol rotation not displayed correctly when defined as a funckey
1076909 ALLEGRO_EDITOR DRC_CONSTRAllegro crashes while placing modules from database
1077084 CAPTURENETGROUPSCrash on selecting bus when Enable Global ITC is unset
1077169 APDSHAPEShape > Check is producing bogus results.3 y( D. `1 O3 x9 B4 _9 B7 t
1077572 ALLEGRO_EDITOR DATABASEMechanical symbol created with 16.6 cannot be placed on board.
1077879 ALLEGRO_EDITOR SKILLAllegro Skill axlDBCreateFilmRec fails when 15th argument missing "draw hole only" for the first tim
1078380 SCMOTHERCustom template works in Windows but not Linux
1078497 ALLEGRO_EDITOR INTERFACESImport DXF does not seem to work correctly.2 D+ O0 _$ _+ b* R' w& |& k
1078682 ALLEGRO_EDITOR DRC_CONSTRUnaccetable slowness with Slide5 \, O- w* @/ j, b
1079082 ALLEGRO_EDITOR PLACEMENTSwap components, gives error SPMHGE-616, when symbols instead of components are selected for swapping8 s+ F8 L4 d; ]f9 T9 v& ]2 f8 p0 \
1079533 ALLEGRO_EDITOR PLACEMENTSwapping components in 16.6 results in Error "E-(SPMHGE-616): Symbol and layer embedding requirements do not match"
1079937 CAPTURESCHEMATIC_EDITOR ZOOM in 16.6 is non uniform on text7 }; G& o7 B9 P' l" t9 I
1082582 ALLEGRO_EDITOR GRAPHICSAllegro hangs on a given testcase using the MMB zoom control
1082981 ALLEGRO_EDITOR SKILLAllegro crash while change the new symbol type as mechanical.) W" r: @. `' jg
1083230 SIP_LAYOUTSHAPEShape fill in 16.6 releaase not fillilng shapes as good as it did in the 16.5 release.

支持一下共享精神!



正在…………………………

16.6终于有hotfix了。不知道现在有没有人能完全破解这个版本了。

没有 我用的是16.6的base版 不是很好 很大的改动



根据我现在的使用情况来看,32bit的系统使用16.5的破解程序即可。



16.6的确改动了好多,但是我的感觉如果要想用16.6版本的话,就最好打上这个补丁——毕竟这个补丁就是针对16.6的base版本的一些bug而推出的。

有linux版否?


请问打上补丁之后怎么破解啊?




以16.6为例说明已经破解后安装HOTFIX的方法
不少人遇到破解之后安装HOTFIX不能使用、报错的问题,那是因为没有使用正确的安装方法。此方法只适合使用pubkey破解的16.3、16.5和16.6用户。
为何使用pubkey破解后的程序打上hotfix补丁再次破解会没法使用,原因不再详述。

基本思路:由于升级包是基于基础版(16.6)制作而成的,是历次升级补丁的合成体;升级包在安装的时候不进行原来数据的校验,只是一味地覆盖安装,所以可以使用替换法来完成以下步骤。

安装了cadence软件之后,已经破解好了的童鞋往下看:
1、首先把spb_16.6文件夹命名为spb_16.6old(反正和spb_16.6不一样就行了)。
2、在cadence目录里面建立一个新的空文件夹命名为spb_16.6,并把spb_16.6old的compnts.dat拷贝到空的spb_16.6中
3、安装HOTFIX补丁到空的spb_16.6中;
4、复制ToolsPubkey.bat pubkey1.30.exe pubkey 三个文件到spb_16.6\tools中并运行ToolsPubkey.bat
5、把spb_16.6里面的文件全部复制到spb_16.6old替换旧文件
6、删除spb_16.6文件夹并把spb_16.6old改回spb_16.6

你可以正常使用了!.

下次安装补丁只能往新版本装,比如装了hotfix28以后就只能装29而不能装27。新版本的HOTFIX会覆盖之前所有版本补丁所修改过的文件。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top