微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Orcad > 急求:出allegro 的netlist时 报错,信息如下~~

急求:出allegro 的netlist时 报错,信息如下~~

时间:10-02 整理:3721RD 点击:

********************************************************************************
*
* Netlisting the design
*
********************************************************************************
Design Name:
F:\...\hardware\dtip.dsn
Netlist Directory:
F:\...\hardware\allegro
Configuration File:
C:\Cadence\SPB_15.2\tools\capture\allegro.cfg

Spawning... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "F:\...\hardware\dtip.dsn" -n "F:\...\hardware\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
Scanning netlist files ...
Loading... F:\...\hardware\allegro/pstchip.dat
Loading... F:\...\hardware\allegro/pstchip.dat
Loading... F:\...\hardware\allegro/pstxprt.dat
Loading... F:\...\hardware\allegro/pstxnet.dat
Error: Line 1055 in file F:\...\hardware\allegro/pstxnet.dat:
   Reference designators inconsistent in xprt and xnet files 
 Detected in function: pstFindInstByOldPathName
Error: Line 1055 in file F:\...\hardware\allegro/pstxnet.dat:
   Error loading the net list file 
 Detected in function: ddbLoadPstXFiles

#1 Error   [ALG0036] Unable to read logical netlist data.

Exiting... "C:\Cadence\SPB_15.2\tools\capture\pstswp.exe" -pst -d "F:\...\hardware\dtip.dsn" -n "F:\...\hardware\allegro" -c "C:\Cadence\SPB_15.2\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"


*** Done ***

请问黑体部分的错误,是何原因导致的哪?多谢解答~

你的问题解决了吗?

请高手回答,我帮忙顶一下

我也有同样的问题,不知道怎么搞定啊!高人支招

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top