微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Orcad > 网表更新问题

网表更新问题

时间:10-02 整理:3721RD 点击:
我做了一半PCB时,发现原理有点问题,改好后,网表不能更新到ALLEGRO中,但是检查PSTNET文件,网表是正确的。请问大侠们,从CAPTURE CIS中更新网表到ALLEGRO中该怎么做呢?

怎么没有人理我呢?在ALLEGRO中导入时,选择的文件是PSTXNET吗?
我导入后,提示VIEWLOG文件部分节选如下,请DX帮帮忙!
NODE_NAME        X1 82^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        '@9483A.SCHEMATIC1(SCH_1):I352093@9483A.CON96_1.NORMAL(CHIPS)':^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        'C18':;^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------NODE_NAME        X1 88^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        '@9483A.SCHEMATIC1(SCH_1):I352093@9483A.CON96_1.NORMAL(CHIPS)':^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------        'C24':;^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------END.^WARNING: Non-comment line preceding first keyword will be ignored.-------------------------------------------------------------------------------
       
===========================================================Starting gate assignment.                                 Wed Mar 10 11:33:04 2004        Assigning gates of drawing E:\583A59483A\allegro\9483a.brd
Gates of differing rooms will not be assigned to the same component.
Gate assignment will use empty slots in existing components.
STEP I
STEP II
Finished with gate assignment.                                 Wed Mar 10 11:33:04 2004        ===========================================================
===========================================================End of NETLIST IN Syntax/Logic Check Wed Mar 10 11:33:04 2004                                Page                         98
Allegro NETLIST IN Log File===========================================================
===========================================================
Total Netlist Warnings =         1259.Total Netlist Errors                 =         0.
===========================================================
Total Combined Netlist and Device File Warnings =         1259.Total Combined Netlist and Device File Errors                 =         0.
===========================================================End of Allegro NETLIST IN Log===========================================================

可惜我也不会

上一篇:这个warning,怎么消除?
下一篇:PIN NAME

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top