微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 信号完整性分析 > Cadence Sigrity 仿真分析讨论 > PowerDC 仿真是提示错误

PowerDC 仿真是提示错误

时间:10-02 整理:3721RD 点击:
PowerDC 仿真是提示错误,


在check errors/warnings时提示如下warning:
WARNING [Open Net]: Net GND contains two or more disconnected sections.
请教一下,这可能是什么原因。

I think you need to check the spd file at high desity connection region for Power and Gnd net plane,
because spd file maybe have big clearance on gnd & power plane cause the Open isssue but the layout file is still correct without open issue (or big clearance inner plane layer). please zoom in at high desinty region to check whether power or gnd plane is open issue.  
this case is flip chip substrate case right ?

thank you,
I have corrected it now.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top