微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 信号完整性分析 > Cadence Sigrity 仿真分析讨论 > 求助:IBIS模型转化问题

求助:IBIS模型转化问题

时间:10-02 整理:3721RD 点击:
刚接触SQ仿真,遇到如下问题,请高手们不吝赐教:
1.将IBIS模型转化为dml格式后,在Signal Model Assignment界面下,赋给芯片相应的模型后,发现芯片有部分管脚使用赋给的模型,而部分管脚却使用系统黙认的模型,这是为什么?编辑模型时,提示错误如下:
model Hi3520V100_PBGA768 defines pin Y04 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin Y03 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin Y02 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin Y01 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin W04 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin W03 which doesn't exist in component SN2116_V83_FINAL U9
model Hi3520V100_PBGA768 defines pin W02 which doesn't exist in component SN2116_V83_FINAL U9
(注 该芯片是PGA封装,且厂家提供的PIN管脚是字母加数字的)
2.提取网络时,在点击Reports查看报告和Waveforms查看波形时,弹出如下警告:
WARNINGS:
No 'V Measurement' is defined in the delay measurement fixture of model ATP8624_SP018W_PCIX. The buffer delay is assumed 0.
这是什么原因造成的?会产生什么影响?
再次谢谢大家。

是我的表达不清楚吗,怎么没人回答啊?

1.第一个是ibis定义的pin对应不上这个component的pin,谨慎怀疑是你们的component pin定义的没有“0”(譬如W01可能是W1);
2.ATP8624_SP018W_PCIX应该是个output或者IO,ibis规范需要定义vmeas参数去计算buffer delay;如果你不需要计算时序基本可以不用理睬

  wakinoda,太谢谢你了,我按你说的做,一下子就把困扰我几天的问题解决了,你真厉害,哈!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top